Report Generated by Test Manager

Title: **Precharge_Failure_Test**
Author: **Tridib Banik**
Date: **17-Jan-2026 19:31:04**

Test Environment

Platform: PCWIN64
MATLAB: (R2023b)

Summary

Name	Outcome	Duration (Seconds)
Contactor_Control_Test_Cases	4	2.745
New Test Suite 1	4	2.744
10.1.2.1.a		0.784
10.1.2.4		0.52
10.1.2.6		0.829
10.2.0.1		0.582

Contactor_Control_Test_Cases

Test Result Information

Result Type:	Test File Result
Parent:	None
Start Time:	17-Jan-2026 19:30:34
End Time:	17-Jan-2026 19:30:37
Outcome:	Total: 4, Passed: 4

Test Suite Information

Name:	Contactor_Control_Test_Cases

Back to Report Summary

New Test Suite 1

Test Result Information

Result Type:	Test Suite Result
Parent:	Contactor_Control_Test_Cases
Start Time:	17-Jan-2026 19:30:34
End Time:	17-Jan-2026 19:30:37
Outcome:	Total: 4, Passed: 4

Test Suite Information

Name:	New Test Suite 1

Back to Report Summary

10.1.2.1.a

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 19:30:34
End Time:	17-Jan-2026 19:30:35

Outcome: Passed

Test Case Information

Name: 10.1.2.1.a
Type: Baseline Test

Test Case Requirements

Description: 10.1.2.1.a
Document: ../../../Requirement_Mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment Block/.../step_1_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_2_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K2 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K3 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K4 == uint64(0))	Link
Test Assessment Block/.../step_4_1:verify(HVBatCntctrStat == uint64(0))	Link
Test Assessment Block/.../step_5_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_5_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_5_1:verify(K2 == uint64(0))	Link
Test Assessment Block/.../step_5_1:verify(K3 == uint64(0))	Link
Test Assessment Block/.../step_6_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_6_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_6_1:verify(K2 == uint64(1))	Link
Test Assessment Block/.../step_6_1:verify(K3 == uint64(1))	Link
Test Assessment Block/.../step_7_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_7_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_7_1:verify(K2 == uint64(1))	Link
Test Assessment Block/.../step_7_1:verify(K3 == uint64(1))	Link
Test Assessment Block/.../step_8_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_8_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_8_1:verify(K2 == uint64(1))	Link
Test Assessment Block/.../step_8_1:verify(K3 == uint64(1))	Link

Test Assessment Block/.../step_9_1:verify(HVBatCntctrStat == uint64(3))	Link
Test Assessment Block/.../step_9_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_9_1:verify(K2 == uint64(0))	Link
Test Assessment Block/.../step_9_1:verify(K3 == uint64(0))	Link

Name
Test Assessment Block/.../step_1_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_2_1:verify(K1 == uint64(0))



Back to Report SummaryBack to Signal Summary

Name
Test Assessment Block/.../step_3_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_3_1:verify(K2 == uint64(0))



Back to Report SummaryBack to Signal Summary

Name
Test Assessment Block/.../step_3_1:verify(K3 == uint64(0))
Test Assessment Block/.../step_3_1:verify(K4 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_4_1:verify(HVBatCntctrStat == uint64(0))
Test Assessment Block/.../step_5_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_5_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_5_1:verify(K2 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_5_1:verify(K3 == uint64(0))
Test Assessment Block/.../step_6_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_6_1:verify(K2 == uint64(1))



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(K3 == uint64(1))
Test Assessment Block/.../step_7_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_7_1:verify(K2 == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(K3 == uint64(1))
Test Assessment Block/.../step_8_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_8_1:verify(K2 == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(K3 == uint64(1))
Test Assessment Block/.../step_9_1:verify(HVBatCntctrStat == uint64(3))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_9_1:verify(K2 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(K3 == uint64(0))



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Final_Contactor_Control
Harness Owner:	Simulink_Program/Subsystem/ /contactorControl
Release:	Current
Simulation Mode:	normal

Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	1
Checksum:	2194615523 3092971570 1791771980 2642615968
Simulink Version:	23.2
Model Version:	1.51
Model Author:	mcmas
Date:	Sat Jan 17 19:29:48 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\ContactorControl\Design\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	0.001
Simulation Start Time:	2026-01-17 19:30:34
Simulation Stop Time:	2026-01-17 19:30:35
Platform:	PCWIN64

10.1.2.4

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 19:30:35
End Time:	17-Jan-2026 19:30:36
Outcome:	Passed

Test Case Information

Name:	10.1.2.4
Type:	Baseline Test

Test Case Requirements

Description: 10.1.2.4

Document: ../../../Requirement_Mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment Block/.../step_1_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_2_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K2 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K3 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K4 == uint64(0))	Link
Test Assessment Block/.../step_4_1:verify(HVBatCntctrStat == uint64(0))	Link
Test Assessment Block/.../step_5_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_5_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_5_1:verify(K2 == uint64(0))	Link
Test Assessment Block/.../step_5_1:verify(K3 == uint64(0))	Link
Test Assessment Block/.../step_6_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_6_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_6_1:verify(K2 == uint64(1))	Link
Test Assessment Block/.../step_6_1:verify(K3 == uint64(1))	Link
Test Assessment Block/.../step_7_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_7_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_7_1:verify(K2 == uint64(1))	Link
Test Assessment Block/.../step_7_1:verify(K3 == uint64(1))	Link
Test Assessment Block/.../step_8_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_8_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_8_1:verify(K2 == uint64(1))	Link
Test Assessment Block/.../step_8_1:verify(K3 == uint64(1))	Link
Test Assessment Block/.../step_9_1:verify(HVBatCntctrStat == uint64(3))	Link
Test Assessment Block/.../step_9_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_9_1:verify(K2 == uint64(0))	Link
Test Assessment Block/.../step_9_1:verify(K3 == uint64(0))	Link

Name

Test Assessment Block/.../step_1_1:verify(K1 == uint64(0))

Test Assessment Block/.../step_2_1:verify(K1 == uint64(0))



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_3_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_3_1:verify(K2 == uint64(0))



[Back to Report SummaryBack to Signal Summary]

Name
Test Assessment Block/.../step_3_1:verify(K3 == uint64(0))
Test Assessment Block/.../step_3_1:verify(K4 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_4_1:verify(HVBatCntctrStat == uint64(0))
Test Assessment Block/.../step_5_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_5_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_5_1:verify(K2 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_5_1:verify(K3 == uint64(0))
Test Assessment Block/.../step_6_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_6_1:verify(K2 == uint64(1))



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(K3 == uint64(1))
Test Assessment Block/.../step_7_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_7_1:verify(K2 == uint64(1))



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(K3 == uint64(1))
Test Assessment Block/.../step_8_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_8_1:verify(K2 == uint64(1))



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(K3 == uint64(1))
Test Assessment Block/.../step_9_1:verify(HVBatCntctrStat == uint64(3))



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_9_1:verify(K2 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(K3 == uint64(0))



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Final_Contactor_Control
Harness Owner:	Simulink_Program/Subsystem/ /contactorControl
Release:	Current
Simulation Mode:	normal

Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	4
Checksum:	28037940 33234592 2796903595 1536789199
Simulink Version:	23.2
Model Version:	1.51
Model Author:	mcmas
Date:	Sat Jan 17 19:29:48 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\ContactorControl\Design\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	0.001
Simulation Start Time:	2026-01-17 19:30:35
Simulation Stop Time:	2026-01-17 19:30:35
Platform:	PCWIN64

10.1.2.6

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 19:30:36
End Time:	17-Jan-2026 19:30:36
Outcome:	Passed

Test Case Information

Name:	10.1.2.6
Type:	Baseline Test

Verify Result

Name	Link to Plot
Test Assessment Block/.../step_1_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_2_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K2 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K3 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K4 == uint64(0))	Link
Test Assessment Block/.../step_4_1:verify(HVBatCntctrStat == uint64(0))	Link
Test Assessment Block/.../step_5_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_5_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_5_1:verify(K2 == uint64(0))	Link
Test Assessment Block/.../step_5_1:verify(K3 == uint64(0))	Link
Test Assessment Block/.../step_6_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_6_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_6_1:verify(K2 == uint64(1))	Link
Test Assessment Block/.../step_6_1:verify(K3 == uint64(1))	Link
Test Assessment Block/.../step_7_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_7_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_7_1:verify(K2 == uint64(1))	Link
Test Assessment Block/.../step_7_1:verify(K3 == uint64(1))	Link
Test Assessment Block/.../step_8_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_8_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_8_1:verify(K2 == uint64(1))	Link
Test Assessment Block/.../step_8_1:verify(K3 == uint64(1))	Link
Test Assessment Block/.../step_9_1:verify(HVBatCntctrStat == uint64(3))	Link
Test Assessment Block/.../step_9_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_9_1:verify(K2 == uint64(0))	Link
Test Assessment Block/.../step_9_1:verify(K3 == uint64(0))	Link

Name
Test Assessment Block/.../step_1_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_2_1:verify(K1 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_3_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_3_1:verify(K2 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_3_1:verify(K3 == uint64(0))
Test Assessment Block/.../step_3_1:verify(K4 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_4_1:verify(HVBatCntctrStat == uint64(0))
Test Assessment Block/.../step_5_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_5_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_5_1:verify(K2 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_5_1:verify(K3 == uint64(0))
Test Assessment Block/.../step_6_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_6_1:verify(K2 == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(K3 == uint64(1))
Test Assessment Block/.../step_7_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_7_1:verify(K2 == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(K3 == uint64(1))
Test Assessment Block/.../step_8_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_8_1:verify(K2 == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(K3 == uint64(1))
Test Assessment Block/.../step_9_1:verify(HVBatCntctrStat == uint64(3))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_9_1:verify(K2 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(K3 == uint64(0))



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Final_Contactor_Control
Harness Owner:	Simulink_Program/Subsystem/ /contactorControl
Release:	Current
Simulation Mode:	normal

Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	6
Checksum:	4095035062 2929130528 704825335 3699106355
Simulink Version:	23.2
Model Version:	1.51
Model Author:	mcmas
Date:	Sat Jan 17 19:29:48 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\ContactorControl\Design\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	0.001
Simulation Start Time:	2026-01-17 19:30:36
Simulation Stop Time:	2026-01-17 19:30:36
Platform:	PCWIN64

10.2.0.1

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 19:30:36
End Time:	17-Jan-2026 19:30:37
Outcome:	Passed

Test Case Information

Name:	10.2.0.1
Type:	Baseline Test

Verify Result

Name	Link to Plot
Test Assessment Block/.../step_1_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_2_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K2 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K3 == uint64(0))	Link
Test Assessment Block/.../step_3_1:verify(K4 == uint64(0))	Link
Test Assessment Block/.../step_4_1:verify(HVBatCntctrStat == uint64(0))	Link
Test Assessment Block/.../step_5_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_5_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_5_1:verify(K2 == uint64(0))	Link
Test Assessment Block/.../step_5_1:verify(K3 == uint64(0))	Link
Test Assessment Block/.../step_6_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_6_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_6_1:verify(K2 == uint64(1))	Link
Test Assessment Block/.../step_6_1:verify(K3 == uint64(1))	Link
Test Assessment Block/.../step_7_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_7_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_7_1:verify(K2 == uint64(1))	Link
Test Assessment Block/.../step_7_1:verify(K3 == uint64(1))	Link
Test Assessment Block/.../step_8_1:verify(HVBatCntctrStat == uint64(1))	Link
Test Assessment Block/.../step_8_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_8_1:verify(K2 == uint64(1))	Link
Test Assessment Block/.../step_8_1:verify(K3 == uint64(1))	Link
Test Assessment Block/.../step_9_1:verify(HVBatCntctrStat == uint64(3))	Link
Test Assessment Block/.../step_9_1:verify(K1 == uint64(0))	Link
Test Assessment Block/.../step_9_1:verify(K2 == uint64(0))	Link
Test Assessment Block/.../step_9_1:verify(K3 == uint64(0))	Link

Name
Test Assessment Block/.../step_1_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_2_1:verify(K1 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_3_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_3_1:verify(K2 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_3_1:verify(K3 == uint64(0))
Test Assessment Block/.../step_3_1:verify(K4 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_4_1:verify(HVBatCntctrStat == uint64(0))
Test Assessment Block/.../step_5_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_5_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_5_1:verify(K2 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_5_1:verify(K3 == uint64(0))
Test Assessment Block/.../step_6_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_6_1:verify(K2 == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(K3 == uint64(1))
Test Assessment Block/.../step_7_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_7_1:verify(K2 == uint64(1))



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(K3 == uint64(1))
Test Assessment Block/.../step_8_1:verify(HVBatCntctrStat == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_8_1:verify(K2 == uint64(1))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(K3 == uint64(1))
Test Assessment Block/.../step_9_1:verify(HVBatCntctrStat == uint64(3))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(K1 == uint64(0))
Test Assessment Block/.../step_9_1:verify(K2 == uint64(0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(K3 == uint64(0))



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Final_Contactor_Control
Harness Owner:	Simulink_Program/Subsystem/ /contactorControl
Release:	Current
Simulation Mode:	normal

Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	10
Checksum:	2132772731 1222248940 2833258092 1974857402
Simulink Version:	23.2
Model Version:	1.51
Model Author:	mcmas
Date:	Sat Jan 17 19:29:48 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\ContactorControl\Design\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	0.001
Simulation Start Time:	2026-01-17 19:30:37
Simulation Stop Time:	2026-01-17 19:30:37
Platform:	PCWIN64